Deskripsi: INTEGRAPH SCHEM SYNTH/SIM MAINT
Deskripsi: ATMEL SYNARIO VHDL SYNTHESIS OPT
Deskripsi: MAINT 20K VIEWLOGIC UPGRADE
Deskripsi: MENTOR V8 LIBRARIES/INTERFACE
Deskripsi: EXEMPLAR SYNTHESIS LIBS/INTRFC
Deskripsi: ATMEL SYNARIO VHDL SYNTHESIS OPT
Deskripsi: CADENCE VERILOG LIB/INTRFC MAINT
Deskripsi: MENTOR V8 LIBRARIES/INTRFC MAINT
Deskripsi: SYNOPSYS LIBRARIES/INTRFC MAINT
Deskripsi: INTEGRAPH SCHEM SYNTH/SIM LIBRA
Deskripsi: PRO CHIP SOFTWARE LICENSE
Deskripsi: EXEMPLAR SYNTHESIS LIBS/INTRFC
Deskripsi: ATMEL SYNARIO BASIC PACKAGE
Deskripsi: UNIV AT6000 PHYSICAL DESIGN SYS
Deskripsi: DESIGN SYS PWRVIEW/SIMUL 20K GAS
Deskripsi: INTEGRAPH SCHEM SYNTH/SIM LIBRA
Deskripsi: ATMEL SYNARIO VERILOG SIM OPTION
Deskripsi: SYNOPSYS LIBRARIES/INTRFC MAINT
2025/05/20